





Dimensions in mm



0955 6

SO 16 - U 111B-FP

We reserve the right to improve technical design

TELEFUNKEN electronic GmbH, P.O.B. 3535, D-7100 Heilbronn



PHASE CONTROL CIRCUIT

General Triac Control with feedback

Technology: Bipolar

- Features:
- Additional operational amplifier for optional use
  - Ignition pulse disenable
  - $t_{max}$  switch
  - Temperature compensated reference voltage
  - Voltage and current synchronisation
  - Triggering pulse typ. 150 mA
  - Supply voltage control monitoring
  - Current consumption  $\leq 2.5$  mA

Case: DIP 14, SO 16




Fig. 1 Block diagram SO 16 in bracket

( 1 ) N.C.  
( 16 )

Adronic Components GmbH

Bodelschwinghstr. 32  
D-75031 Eppingen  
Tel.: 07262-912360  
Fax: 07262-3213  
E-Mail: info@adronic.de



**Maximum thermal resistance**

|                  |            |     |  |     |
|------------------|------------|-----|--|-----|
| Junction ambient |            |     |  |     |
| DIP 14           | $R_{thJA}$ | 170 |  | K/W |
| SO 16 (P.C.)     | $R_{thJA}$ | 180 |  | K/W |
| SO 16 (ceramic)  | $R_{thJA}$ | 100 |  | K/W |

**Electrical characteristics**

Reference point Pin 13, unless otherwise specified

|                      |   |              |  |     |          |
|----------------------|---|--------------|--|-----|----------|
| Mains supply         | $-V_S$                                      | 13.5         |  | 17  | V        |
| Current consumption  | $I_S$                                       |              |  | 2.5 | mA       |
| Sync. current        | Pin 7<br>Pin 8<br>$I_{sync}$<br>$I_{syncV}$ | 0.35<br>0.65 |  |     | mA<br>mA |
| Output pulse current | Pin 2<br>$I_o$                              | 90           |  | 180 | mA       |
|                      | $V_S = 13.5 V, R_V = 0, V_G = 1.2 V$        |              |  |     |          |

**Output pulse width**

|                    |       |       |    |    |         |
|--------------------|-------|-------|----|----|---------|
| $C_{gr1} = 3.3 nF$ | Pin 2 | $t_p$ | 8  | 30 | $\mu s$ |
| $C_{gr1} = 6.8 nF$ |       | $t_p$ | 15 | 64 | $\mu s$ |

**Charge current "Phase 1"**

|                    |        |       |     |     |         |
|--------------------|--------|-------|-----|-----|---------|
| $C_{gr1} = 3.3 nF$ | Pin 12 | $I_q$ | 2   |     | $\mu A$ |
| $C_{gr1} = 6.8 nF$ | Pin 12 | $I_q$ | 4.3 |     | $\mu A$ |
|                    | Pin 12 | $I_q$ | 1.3 |     | mA      |
|                    | Pin 11 | $I_q$ |     | 0.5 | $\mu A$ |

**Control current "Phase 2"**

|                   |        |            |     |     |         |
|-------------------|--------|------------|-----|-----|---------|
| Reference voltage | Pin 10 | $V_{ref1}$ | 8.1 | 8.7 | $\mu A$ |
| $I_o = 10 \mu A$  |        |            |     | 9.5 |         |

**Threshold switch**

|           |       |            |     |     |   |
|-----------|-------|------------|-----|-----|---|
| Logic-off | Pin 9 | $-V_{TON}$ | 1.5 | 3.7 | V |
| Logic-on  |       | $-V_{OFF}$ | 0.7 | 2.3 | V |

**Logic-on**

|  |        |               |     |               |   |
|--|--------|---------------|-----|---------------|---|
| $\alpha_{max}$ -switch   | Pin 14 | $-V_{TO}$     | 0.7 | 1.1           | V |
| Balance between two half cycles when $V_{1,1} = \text{constant}$ |        | $\Delta_\phi$ |     | $\pm 3^\circ$ |   |

**Operational amplifier**

|                             |          |           |    |             |         |
|-----------------------------|----------|-----------|----|-------------|---------|
| Input offset voltage        | Pin 3, 5 | $V_o$     | 15 |             | mV      |
| Input offset current        | Pin 3, 5 | $I_o$     |    | 1           | $\mu A$ |
| Input bias current          | Pin 3, 5 | $I_B$     |    | 1           | $\mu A$ |
| Open loop gain              | Pin 4    | $G_{VO}$  | 70 |             | dB      |
| $f = 50 \text{ Hz}$         |          |           |    |             |         |
| Common mode rejection ratio | Pin 4    | CMR       | 80 |             | dB      |
| $f = 50 \text{ Hz}$         |          |           |    |             |         |
| Common mode input range     | Pin 4    | $-V_{IC}$ | 1  | $(V_S - 1)$ | V       |

Fig. 6

In the following zero transition of the mains voltage, the zero transition detector (input Pin 8) resets the RS flip-flop, discharges  $C_{gr1}$  again via  $S_2$ , and also insures that the clock flip-flop is in the reset condition. A further part of the basic functions is the current detector with its input at Pin 7 (Fig. 4). When controlling inductive loads, the load current lags behind the mains voltage which means that the circuit could generate an ignition pulse during the period in which current is still flowing with a polarity opposite to that of the mains voltage if the current were not taken into account. This, in turn, would lead, to so-called "gaps" in the load current as the next ignition pulse is generated in the subsequent half-cycle.

In indication as to whether load current is flowing or not is provided by the triac itself. When the triac is ignited, the voltage at electrode  $H_1$  drops from the instantaneous value of the mains voltage to approx. 1.5 V, the value of the forward voltage of the triac. When the load current drops below the hold current of the triac towards the end of the half-cycle,  $V_{H1}$  again returns to the instantaneous value of the mains voltage (Fig. 5).

The current detector with its input at Pin 7 now controls this triac voltage and blocks the pulse generator via  $G_1$  and  $S_1$  by increasing the reference voltage as long as the triac is conducting. As, in the case of a resistive load, the triac may be extinguished shortly before the zero transition of the mains voltage - when the load current drops below the holding current - the RS flip-flop must prevent any possible second ignition pulse from being generated (Fig. 6)

**Additional functions**

Apart from that there is an internal frequency/response compensated operational amplifier (pins 3, 4, 5). It realises complete regulation with well defined time charac. easily.

Pin 14 is the input to a voltage controlled load current limiting circuit. An increase of a control voltage above a specific value, switches the current phase ( $= \alpha_{max}$ ) to the minimum current phase angle preset via Pin 6. An internal supply voltage control circuit insures that output pulses can be generated only when the supply voltage required for operation of all logical functions is available. Simultaneously, this block provides the possibility of switching off the pulse generation when the potential at Pin 9 rises above a defined threshold. This permits, for example, simple monitoring of the device temperature by means on an NTC voltage divider.

A temperature compensated voltage of typically 8.6 V is available at Pin 10, whereby the load should not exceed  $200 \mu A \pm 40 \text{ k}\Omega$ . With suitable power supplies, the current can be increased to a maximum of 15 mA.

**Power supply**

Two requirements determine the circuit design of the power supply, namely the functional range of  $-V_S = 12 \dots 14 \text{ V}$  for operation from dc voltage and the typical power dissipation in the series resistor for mains operation of 1.5 Watt. As the ignition pulse with a typical value of  $150 \text{ mA}/50 \mu s$  already requires a charging current of  $500 \mu A$ , only typically 2 mA are available for the complete control logic.

**DC supply**

The supply voltage can be provided by a separate power supply unit if the outputs of the power supply unit are floating or if the positive pole is connected to ground. The dc voltage  $-V_S = 12 \dots 14 \text{ V}$  is connected directly to Pin 1.




Fig. 7

902478 e




Fig. 12 Three phase power control unit with U 111B and TEA 1007

Dimmer switch

8 2 4 0 1 2 E




Fig. 13 Block diagram

Using the IC U 111 B, a twilight-switch requiring few components can easily be realised. The sensitivity and thus also the threshold-level can be adjusted over a wide range. Moreover steps are taken to ensure that short-term fluctuations of the light intensity do not lead to uncontrolled switching action.

The sensitivity of the sensor consisting of phototransistors  $T_1$  and  $T_2$  is adjusted by  $R_{25}$  (Fig. 14). The larger the value of  $R_{25}$ , the more sensitive the circuit, i.e. it is switched on by relatively lower light intensities. For  $R_{25} = 0 \text{ Ohm}$ , only  $T_1$  is effective.

As the brightness decreases,  $C_5$  is charged via  $R_{17}$  and  $D_2$  (finally also via  $R_{16}$ ) to a potential equal to that produced at the collector of  $T_1$  and  $T_2$  by the instantaneous intensity ratios. If the collector voltage falls lower,  $C_5$  is discharged via  $R_{16}$  to the new collector potential. The time-constant formed by the component values of  $R_{16}$ ,  $R_{17}$  and  $C_5$  operates to prevent fluctuations of intensity from taking immediate effect on the comparator connected to it.

The comparator, which has a hysteresis adjustable between 0.3 and 3 Volt, operates together with the time-delay just described to prevent undesired switching action. It is composed of  $R_{11}$ ,  $R_{12}$ ,  $R_{13}$ ,  $R_{15}$ ,  $R_{24}$  and the internal operational amplifier.

The power stage, comprising the remaining components of the U 111 B, works in the switched mode with a fixed conduction angle and is controlled via Pin 9. The conduction angle is set by the potential applied to Pin 11. The voltage-divider formed by  $R_{19}$ ,  $R_{16}$  and  $R_9$  supplies in addition the reference voltage for the comparator, which is smoothed by  $C_2$ ,  $R_4$  and  $R_7$  are used for the synchronisation of the circuit.  $R_{21}$  should be adjusted so that the lamp being switched does not flicker. (The power-supply is designed to produce only one triac-firing pulse per half-cycle).

General Description

The phase-shift of the ignition point is determined in the usual manner by comparison between a mains synchronized ramp voltage and a predetermined required value. The capacitor  $C_{gr1}$  between Pin 12 and the common reference point Pin 13 is discharged at the zero transition of the mains voltage via the  $V_0$  detector and switch  $S_2$ . After the end of the zero transition pulse,  $C_{gr1}$  is charged from the constant current source  $I_{gr}$  whose value is adjusted externally with  $R_g$  at Pin 6 due to the unavoidable tolerance of  $C_{gr1}$  (Phase 1).

When the potential at Pin 2 reaches the nominal value predetermined at Pin 11, the thyristor  $Th_1$  - which also functions as a comparator - ignites and sets the following clock flip-flop. The output of the clock flip-flop releases the output amplifier, connects a second constant current source to the capacitor  $C_{gr2}$  and switches the reference voltage switch  $S_1$  to an internally generated threshold voltage via an RS flip-flop and the OR gate  $G_1$ .

The capacitor  $C_{gr2}$  is charged in this second phase by  $I_{gr} + I_p$  until it reaches the internal reference voltage  $V_{ref1}$ . The duration of this Phase 2 corresponds to the width of the output pulse  $I_p$ . When the capacitor voltage reaches the value  $V_p$ , thyristor  $Th_2$  ignites again and resets the clock flip-flop to its initial state. The output pulse is thus terminated and the constant current source  $I_p$  is switched off. However, the RS flip-flop holds the switch  $S_1$  so that the internal reference voltage remains connected to  $Th_2$ . As  $V_{ref1}$  is greater than the maximum permissible control voltage at Pin 11, this prevents more than one ignition pulse from being generated in each half-cycle of the mains voltage. This is particularly important because the energy contents of the output pulse is of the same order as the internal requirements of the circuit for each half-wave.




Fig. 3 Basic functional diagram



The power supply for the whole circuit is derived direct from the mains supply via  $D_1$  and  $R_1$  in every negative half-cycle.  $C_3$  smooths the operating voltage, which settles at ca. 15.5 Volt.




Fig. 2 Application for temperature control (ventilation) with start-stop function, 10 °C...50 °C  
<sup>1)</sup>  $R_9$  determines proportional amplification

**Adronic Components GmbH**  
 Bodelschwingstr. 32  
 D-75031 Eppingen  
 Tel: 07262-912360  
 Fax: 07262-3213  
 E-Mail: info@adronic.de




Fig. 14 Dimmer switch with the IC U 111B and phototransistor BPW 40 as sensor




Fig. 15 Circuit board layout




Fig. 16 Printed board with components



Series resistance  $R_1$  can be calculated, approx. as follows:

$$R_{1\max} = 0.85 \frac{V_{M\min} - V_{G\max}}{2 I_{\text{tot}}}$$

$I_{\text{tot}} = I_s + I_p + I_x$  whereas

$I_{\text{tot}}$  = Total current consumption

$I_s$  = Current requirement of the IC

$I_p$  = Average current requirement of the triggering pulses

$I_x$  = Current requirement of other peripheral components

Appendix gives further informations regarding the design.

**Determination of gate series resistance, firing current and pulse width**

Firing current requirement depends upon the triac used which can be regulated with series resistances as given below:

$$R_{G\max} \approx \frac{12.5 - V_{G\max}}{I_{G\max}} - 110 \Omega$$

whereas  $V_G$  = Triac's gate voltage

$I_G$  = Triac's gate current

$I_p$  = Gate current requirement – average

$T$  = Mains frequency duration

$t_p$  = (firing) pulse width

$C_p$  = Ramp capacitor

$$I_p = \frac{I_G}{T} \cdot t_p$$

$$t_p \approx 8 \mu\text{s} \cdot C_p$$

Adjustment of the constant current  $I_p$  with resistor  $R_p$ .

If the value of the charging current  $I_p$  is known, then the value of the adjusting resistor  $R_p$  is calculated as follows.

$$R_p = \frac{V_R}{I_p}$$




Fig. 8  $I_p$  adjustment

Determination of constant current  $I_p$ .

The value of the constant current  $I_p$  depends on the charging capacitor  $C_{p/t}$  and on the minimum phase angle.

$$I_p = \frac{C_{p/t} \cdot \min \Delta V_1}{T/2} \quad \Delta V_1 = V_{S2} - V_{Ref1}$$

Determination of the charging capacitor  $C_{p/t}$

The charging capacitor  $C_{p/t}$  is dependent on the required pulse width and on the charging currents  $I_p$  and  $I_p$ . When  $I_{p0} \gg I_p$ ,  $I_p$  can be ignored. The charging capacitor is determined as follows:

$$C_{p/t} = \frac{I_p \cdot t_p}{\Delta V_2} \quad \text{whereas } \Delta V_2 = V_{Ref1} - V_{Ramp, \min}$$

Typical value for  $\Delta V_2 = 6 \text{ V}$ ,  $I_p = 1 \text{ mA}$

Therefore an approx. pulse width of 6  $\mu\text{s/nF}$  is possible.



Bodelschwinghstr. 32

D-75031 Eppingen

Tel: 07262-912360

Fax: 07262-3213

E-Mail: info@adronic.de




Fig. 9 Pulse width adjustment

**Adronic Components GmbH**

Bodelschwinghstr. 32

D-75031 Eppingen

Tel: 07262-912360

Fax: 07262-3213

E-Mail: info@adronic.de

**Absolute maximum ratings**

Reference point Pin 13

|                                     |        |                       |                        |                  |
|-------------------------------------|--------|-----------------------|------------------------|------------------|
| Current consumption                 | Pin 1  | $-I_S$                | 30                     | mA               |
| Peak current consumption            | Pin 1  | $-I_S$                | 60                     | mA               |
| $t < 10 \mu\text{s}$                | Pin 7  | $I_{\text{sync}}$     | 10                     | mA               |
| Sync. currents                      | Pin 8  | $I_{\text{sync}}$     | 60                     | mA               |
|                                     | Pin 7  | $\pm I_{\text{sync}}$ | 60                     | mA               |
|                                     | Pin 8  | $\pm I_{\text{sync}}$ | 10                     | mA               |
|                                     | Pin 10 | $-I_O$                | 15                     | mA               |
| Output current                      | Pin 6  | $-I_O$                | 5                      | mA               |
| Input current                       | Pin 2  | $V_1$                 | $-V_S \leq V_1 \leq 2$ | V                |
| Input voltages                      | Pin 11 | $-V_1$                | $\leq V_S$             | V                |
|                                     | Pin 14 | $-V_1$                | $\leq V_S$             | V                |
|                                     | Pin 9  | $-V_1$                | $\leq V_{\text{Ref}}$  | V                |
|                                     | Pin 3  | $-V_1$                | $\leq V_S$             | V                |
|                                     | Pin 5  | $-V_1$                | $\leq V_S$             | V                |
| Power dissipation                   |        | $V_S - V_S$           | $\leq 7$               | V                |
| $T_{\text{amb}} = 45^\circ\text{C}$ |        | $P_{\text{tot}}$      | 470                    | mW               |
| $T_{\text{amb}} = 80^\circ\text{C}$ |        | $P_{\text{tot}}$      | 265                    | mW               |
| Junction temperature                |        | $T_J$                 | 125                    | $^\circ\text{C}$ |
| Ambient temperature range           |        | $T_{\text{amb}}$      | 0...80                 | $^\circ\text{C}$ |
| Storage temperature range           |        | $T_{\text{stg}}$      | -40...+125             | $^\circ\text{C}$ |



This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.