Order this document by MC1377/D

MOTOROLA

MC1377

Color Television RGB to PAL/NTSC Encoder

The MC1377 will generate a composite video from baseband red, green, blue, and sync inputs. On board features include: a color subcarrier oscillator; voltage controlled 90° phase shifter; two double sideband suppressed carrier (DSBSC) chroma modulators; and RGB input matrices with blanking level clamps. Such features permit system design with few external components and accordingly, system performance comparable to studio equipment with external components common in receiver systems.

- Self–contained or Externally Driven Reference Oscillator
- Chroma Axes, Nominally 90° (±5°), are Optionally Trimable
- PAL/NTSC Compatible
- Internal 8.2 V Regulator

COLOR TELEVISION
RGB to PAL/NTSC ENCODER

SEMICONDUCTOR
TECHNICAL DATA



P SUFFIX
PLASTIC PACKAGE
CASE 738

DW SUFFIX
PLASTIC PACKAGE
CASE 751D
(SO–20L)

ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC1377DW	T_A = 0° to +70°C	SO–20L
MC1377P		Plastic DIP

Figure 1. Representative Block Diagram



MAXIMUM OPERATING CONDITIONS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	15	Vdc
Storage Temperature	T_{stg}	–65 to +150	°C
Power Dissipation Package Derate above 25°C	P_D	1.25 10	W mW/°C
Operating Temperature	T_A	0 to +70	°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Min	Typ	Max	Unit
Supply Voltage	10	12	14	Vdc
I_B Current (Pin 16)	0	–	–10	mA
Sync, Blanking Level (DC level between pulses, see Figure 9e) Sync Tip Level (see Figure 9e) Sync Pulse Width (see Figure 9e)	1.7 –0.5 2.5	– 0 –	8.2 0.9 5.2	Vdc µs
R, G, B Input (Amplitude) R, G, B Peak Levels for DC Coupled Inputs, with Respect to Ground	– 2.2	1.0 –	– 4.4	V_{pp} V
Chrominance Bandwidth (Non–comb Filtered Applications), (6 dB)	0.5	1.5	2.0	MHz
Ext. Subscarrier Input (to Pin 17) if On–Chip Oscillator is not used.	0.5	0.7	1.0	V_{pp}

ELECTRICAL CHARACTERISTICS (V_{CC} = 12 Vdc, T_A = 25°C, circuit of Figure 7, unless otherwise noted.)

Characteristics		Pins	Symbol	Min	Typ	Max	Unit
SUPPLY CURRENT							
Supply Current into V_{CC}, No Load, on Pin 9. Circuit Figure 7	V_{CC} = 10 V V_{CC} = 11 V V_{CC} = 12 V V_{CC} = 13 V V_{CC} = 14 V	14	I_{CC}	– – 20 – –	33 34 35 36 37	– – 40 – –	mA
VOLTAGE REGULATOR							
V_B Voltage (I_B = –10 mA, V_{CC} = 12 V, Figure 7) Load Regulation (0 < I_B ≤ 10 mA, V_{CC} = 12 V) Line Regulation (I_B = 0 mA, 10 V < V_{CC} < 14 V)		16	V_B Reg_{load} Reg_{line}	7.7 –20 –	8.2 120 4.5	8.7 +30 –	Vdc mV mV/V
OSCILLATOR AND MODULATION							
Oscillator Amplitude with 3.58 MHz/4.43 MHz crystal		17	Osc	–	0.6	–	V_{pp}
Subcarrier Input: Resistance at 3.58 MHz 4.43 MHz		17	R_{osc}	– –	5.0 4.0	– –	kΩ
Capacitance			C_{osc}	–	2.0	–	pF
Modulation Angle (R–Y) to (B–Y) Angle Adjustment (R–Y) DC Bias Voltage		– 19 19	∅m Δ∅m V_{19}	– – –	±5 0.25 6.4	– – –	Deg Deg/µA Vdc
CHROMINANCE AND LUMINANCE							
Chroma Input DC Level Chroma Input Level for 100% Saturation		10	V_{in}	– –	4.0 0.7	– –	Vdc V_{pp}
Chroma Input: Resistance Capacitance			R_{in} C_{in}	– –	10 2.0	– –	kΩ pF
Chroma DC Output Level Chroma Output Level at 100% Saturation		13	V_{out}	8.9 –	10 1.0	10.9 –	Vdc V_{pp}
Chroma Output Resistance			R_{out}	–	50	–	Ω
Luminance Bandwidth (–3.0 dB), Less Delay Line		9	BW_{Luma}	–	8.0	–	MHz

ELECTRICAL CHARACTERISTICS (V_{CC} = 12 Vdc, T_A = 25°C, circuit of Figure 7, unless otherwise noted.)

Characteristics	Pins	Symbol	Min	Typ	Max	Unit
VIDEO INPUT						
R, G, B Input DC Levels	3, 4, 5	RGB	2.8	3.3	3.8	Vdc
R, G, B Input for 100% Color Saturation			–	1.0	–	V_{pp}
R, G, B Input: Resistance		R_{RGB}	8.0	10	17	kΩ
Capacitance		C_{RGB}	–	2.0	–	pF
Sync Input Resistance (1.7 V < Input < 8.2)	2	Sync	–	10	–	kΩ
COMPOSITE VIDEO OUTPUT						
Composite Output, 100% Saturation (see Figure 8d) — Sync	9	CV_{out}	–	0.6	–	V_{pp}
Luminance			–	1.4	–	
Chroma			–	1.7	–	
Burst			–	0.6	–	
Output Impedance (Note 1)		R_{video}	–	50	–	Ω
Subcarrier Leakage in Output (Note 2)		V_{lk}	–	20	–	mV_{pp}

NOTES: 1. Output Impedance can be reduced to less than 10 Ω by using a 150 Ω output load from Pin 9 to ground. Power supply current will increase to about 60 mA.
2. Subcarrier leakage can be reduced to less than 10 mV with optional circuitry (see Figure 12).

PIN FUNCTION DESCRIPTIONS

Symbol	Pin	Description
t_r	1	External components at this pin set the rise time of the internal ramp function generator (see Figure 10).
Sync	2	Composite sync input. Presents 10 kΩ resistance to input.
R	3	Red signal input. Presents 10 kΩ impedance to input. 1.0 V_{pp} required for 100% saturation.
G	4	Green signal input. Presents 10 kΩ impedance to input. 1.0 V_{pp} required for 100% saturation.
B	5	Blue signal Input. Presents 10 kΩ impedance to input. 1.0 V_{pp} required for 100% saturation.
$-Y_{out}$	6	Luma (–Y) output. Allows external setting of luma delay time.
V_{clamp}	7	Video Clamp pin. Typical connection is a 0.01 μF capacitor to ground.
$-Y_{in}$	8	Luma (–Y) input. Presents 10 kΩ input impedance.
CV_{out}	9	Composite Video output. 50 Ω output impedance.
$Chroma_{In}$	10	Chroma input. Presents 10 kΩ input impedance.
$B–Y_{clamp}$	11	B–Y clamp. Clamps B–Y during blanking with a 0.1 μF capacitor to ground. Also used with R–Y clamp to null residual color subcarrier in output.
$R–Y_{clamp}$	12	R–Y clamp. Clamps R–Y during blanking with a 0.1 μF capacitor to ground. Also used with B–Y clamp to null residual color subcarrier in output.
$Chroma_{Out}$	13	Chroma output. 50 Ω output impedance.
V_{CC}	14	Power supply pin for the IC; +12, ± 2.0 V, required at 35 mA (typical).
Gnd	15	Ground pin.
V_B	16	8.2 V reference from an internal regulator capable of delivering 10 mA to external circuitry.
Osc_{in}	17	Oscillator input. A transistor base presents 5.0 kΩ to an external subcarrier input, or is available for constructing a Colpitts oscillator (see Figure 4).
Osc_{out}	18	Oscillator output. The emitter of the transistor, with base access at Pin 17, is accessible for completing the Colpitts oscillator. See Figure 4.
$\varnothing_m$	19	Quad decoupler. With external circuitry, R–Y to B–Y relative angle errors can be corrected. Typically, requires a 0.01 μF capacitor to ground.
NTSC/PAL Select	20	NTSC/PAL switch. When grounded, the MC1377 is in the NTSC mode; if unconnected, in the PAL mode.

FUNCTIONAL DESCRIPTION

Figure 2. Power Supply and V_B



Figure 3. RGB Input Circuitry



Figure 4. Chroma Section



Power Supply and V_B (8.2 V Regulator)

The MC1377 pin for power supply connection is Pin 14. From the supply voltage applied to this pin, the IC biases internal output stages and is used to power the 8.2 V internal regulator (V_B at Pin 16) which biases the majority of internal circuitry. The regulator will provide a nominal 8.2 V and is capable of 10 mA before degradation of performance. An equivalent circuit of the supply and regulator is shown in Figure 2.

R, G, B Inputs

The RGB inputs are internally biased to 3.3 V and provide 10 kΩ of input impedance. Figure 3 shows representative input circuitry at Pins 3, 4, and 5.

The input coupling capacitors of 15 µF are used to prevent tilt during the 50/60 Hz vertical period. However, if it is desired to avoid the use of the capacitors, then inputs to Pins 3, 4, and 5 can be dc coupled provided that the signal levels are always between 2.2 V and 4.4 V.

After input, the separate RGB information is introduced to the matrix circuitry which outputs the R–Y, B–Y, and –Y signals. The –Y information is routed out at Pin 6 to an external delay line (typically 400 ns).

DSBSC Modulators and 3.58 MHz Oscillator

The R–Y and B–Y outputs (see (B–Y)/(R–Y) Axes versus I/Q Axes, Figure 22) from the matrix circuitry are amplitude modulated onto the 3.58/4.43 MHz subcarrier. These signals are added and color burst is included to produce composite chroma available at Pin 13. These functions plus others, depending on whether NTSC or PAL operation is chosen, are performed in the chroma section. Figure 4 shows a block diagram of the chroma section.

The MC1377 has two double balanced mixers, and regardless of which mode is chosen (NTSC or PAL), the mixers always perform the same operation. The B–Y mixer modulates the color subcarrier directly, the R–Y mixer receives a 90° phase shifted color subcarrier before being modulated by the R–Y baseband information. Additional operations are then performed on these two signals to make them NTSC or PAL compatible.

In the NTSC mode, the NTSC/PAL control circuitry allows an inverted burst of 3.58 MHz to be added only to the B–Y signal. A gating pulse or “burst flag” from the timing section permits color burst to be added to the B–Y signal. This color burst is 180° from the B–Y signal and 90° away from the R–Y signal (see Figure 22) and permits decoding of the color information. These signals are then added and amplified before being output, at Pin 13, to be bandpassed and then reintroduced to the IC at Pin 10.

In the PAL mode, NTSC/PAL control circuitry allows an inverted 4.43 MHz burst to be added to both R–Y and B–Y equally to produce the characteristic PAL 225°/135 burst phase. Also, the R–Y information is switched alternately from 180° to 0° of its original position and added to the B–Y information to be amplified and output.

Timing Circuitry

The composite sync input at Pin 2 performs three important functions: it provides the timing (but not the amplitude) for the sync in the final output; it drives the black level clamps in the modulators and output amplifier; and it triggers the ramp generator at Pin 1, which produces burst envelope and PAL switching. A representative block diagram of the timing circuitry is shown in Figure 5.

In order to produce a color burst, a burst envelope must be generated which “gates” a color subcarrier into the R–Y and B–Y modulators. This is done with the ramp generator at Pin 1.

The ramp generator at Pin 1 is an R–C type in which the pin is held low until the arrival of the *leading* edge of sync. The rising ramp function, with time constant R–C, passes through two level sensors – the first one starts the gating pulse and the second stops it (see Figure 10). Since the “early” part of the exponential is used, the timing provided is relatively accurate from chip–to–chip and assembly–to–assembly. Fixed components are usually adequate. The ramp continues to rise for more than half of the line interval, thereby inhibiting burst generation on “half interval” pulses on vertical front and back porches. The ramp method will produce burst on the vertical front and back “porches” at full line intervals.

Figure 5. Timing Circuitry



R–Y, B–Y Clamps and Output Clamp/Amplifier

The sync signal, shown in the block diagram of Figure 6, drives the R–Y and B–Y clamps which clamp the R–Y and B–Y signals to reference black during the blanking periods. The output amplifier/clamp provides this same function plus combines and amplifies the chroma and luma components for composite video output.

Figure 6. R–Y, B–Y and Output Amplifier Clamps



Application Circuit

Figure 7 illustrates the block diagram of the MC1377 and the external circuitry required for typical operation.

Figure 7. Block Diagram and Application Circuit



* Refers to the choice NTSC/PAL (3.58 MHz/4.43 MHz).


14
+12V
16
+8.2V
15
Gnd
PAL/NTSC
20
2
Comp Sync
10k
R69
1
TRISE
3
R–IN
4
G–IN
5
B–IN
Osc In
17
18
Osc Out
19
Quad
Decoup
R4 2.0k
R5 470
R6 5.1k
R6A 5.1k
C1 5pF
C2 18pF
R7 4.0k
R8 220
R9 220
R10 5.0k
R15 1.5k
R16 1.0k
R17 1.0k
R18 220
R20 220
R21 220
R22 270
R23 1.5k
R24 1.5k
R25 560
R26 560
R27 220
R28 22k
R29 10k
R30 5.0k
R161 15k
R162 220
R2 1.2k
R2A 1.0k
R3 6.8k
R11 22k
R12 10k
R13 22k
R14 22k
R80A 4.0k
R80 B 6.0k
R71 22k
R72 22k
R73 22k
R74 10k
R75 10k
R76 15k
R77 15k
R78 15k
R79 1.0k
R81 22k
R82 22k
R83 10k
R85 10k
R86 10k
R87 13.8k
R88 30.4k
R90 22k
R91 10k
R92 2.2k
R93 2.2k
R94 2.2k
R95 18k
R96 22k
R97 22k
R98 22k
R99 10k
R100 22k
R101 10k
R102 1.0k
R104 2.0k
R104 15k
R105 7.5k
R106 9.1k
R107 820
R108 2.7k
R109 22k
R110 1.0k
R111 4.7k
R112 36k
R113 27k
R115 18k
R116 3.9k
R117 10k
R118 10k
R119 5.3k
R120 27k
R121 27k
R122 18k
R123 3.9k
R126 2.7k
R127 27k
R129 18k
R160 22k
R164 4.7k
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T22
T23
T24
T25
T26
T27
T28
Z1
Z2
T68
T69
T71
T72
T73
T74
T75
T76
T77
T78
T79
T80
T81
T82
T90
T91A
T91B
T92
T93
T94
T95
T96
T97
T98
T99
T100
T101
T102
T103
T104
T105
T107
T108
T109
T110
T111
T206

Figure 8. Internal Schematic



APPLICATION INFORMATION

Figure 8. Signal Voltages (Circuit Values of Figure 7)



R, G, B Input Levels

The signal levels into Pins 3, 4, 5 should be 1.0 V_{pp} for fully saturated, standard composite video output levels as shown in Figure 9(d). The inputs require 1.0 V_{pp} since the internally generated sync pulse and color burst are at fixed and predetermined amplitudes.

Further, it is essential that the portion of each input which occurs during the sync interval represent black for that input since that level will be clamped to reference black in the color modulators and output stage. This implies that a refinement, such as a difference between black and blanking levels, must be incorporated in the RGB input signals.

If Y, R–Y, B–Y and burst flag components are available and the MC1377 is operating in NTSC, inputs may be as follows: the Y component can be coupled through a 15 pF capacitor to Pins 3, 4 and 5 tied together; the (–[R–Y]) component can be coupled to Pin 12 through a 0.1 μF capacitor, and the (–[B–Y]) and burst flag components can be coupled to Pin 11 in a similar manner.

Sync Input

As shown in Figure 9(e), the sync input amplitude can be varied over a wide latitude, but will require bias pull–up from most sync sources. The important requirements are:

1) The voltage level between sync pulses must be between 1.7 V and 8.2 V, see Figure 9(e).
2) The voltage level for the sync tips must be between +0.9 V and – 0.5 V, to prevent substrate leakage in the IC, see Figure 9(e).
3) The width of the sync pulse should be no longer than 5.2 μs and no shorter than 2.5 μs.

For PAL operation, correctly serrated vertical sync is necessary to properly trigger the PAL divider. In NTSC mode, simplified “block” vertical sync can be used but the loss of proper horizontal timing may cause “top hook” or “flag waving” in some monitors. An interesting note is that composite video can be used directly as a sync signal, provided that it meets the sync input criteria.

Latching Ramp (Burst Flag) Generator

The recommended application is to connect a close tolerance (5%) 0.001 μF capacitor from Pin 1 to ground and a resistor of 51 kΩ or 56 kΩ from Pin 1 to V_B (Pin 16). This will produce a burst pulse of 2.5 μs to 3.5 μs in duration, as shown in Figure 10. As the ramp on Pin 1 rises toward the charging voltage of 8.2 V, it passes first through a burst “start threshold” at 1.0 V, then a “stop threshold” at 1.3 V, and finally a ramp reset threshold at 5.0 V. If the resistor is reduced to 43 kΩ, the ramp will rise more quickly, producing a narrower and earlier burst pulse (starting approx. 0.4 μs after sync and about 0.6 μs wide). The burst will be wider and later if the resistor is raised to 62 kΩ, but more importantly, the 5.0 V reset point may not be reached in one full line interval, resulting in loss of alternate burst pulses.

As mentioned earlier, the ramp method does produce burst at full line intervals on the “vertical porches.” If this is not desired, and the MC1377 is operating in the NTSC mode, burst flag may be applied to Pin 1 provided that the tip of the pulse is between 1.0 Vdc and 1.3 Vdc. In PAL mode this method is not suitable, since the ramp isn’t available to drive the PAL flip–flop. Another means of inhibiting the burst pulse is to set Pin 1 either above 1.3 Vdc or below 1.0 Vdc for the duration that burst is not desired.

Color Reference Oscillator/Buffer

As stated earlier in the general description, there is an on–board common collector Colpitts color reference oscillator with the transistor base at Pin 17 and the emitter at Pin 18. When used with a common low–cost TV crystal and capacitive divider, about 0.6 V_{pp} will be developed at Pin 17. The frequency adjustment can be done with a series 30 pF trimmer capacitor over a total range of about 1.0 kHz. Oscillator frequency should be adjusted for each unit, keeping in mind that most monitors and receivers can pull in 1200 Hz.

If an external color reference is to be used exclusively, it must be continuous. The components on Pins 17 and 18 can be removed, and the external source capacitively coupled into Pin 17. The input at Pin 17 should be a sine wave with amplitude between 0.5 V_{pp} and 1.0 V_{pp}.

Also, it is possible to do both; i.e., let the oscillator "free run" on its own crystal and override with an external source. An extra coupling capacitor of 50 pF from the external source to Pin 17 was adequate with the experimentation attempted.

Voltage Controlled 90°

The oscillator drives the (B–Y) modulator and a voltage controlled phase shifter which produces an oscillator phase of 90° ± 5° at the (R–Y) modulator. In most situations, the result of an error of 5° is very subtle to all but the most expert eye. However, if it is necessary to adjust the angle to better accuracy, the circuit shown in Figure 11 can be used.

Pulling Pin 19 up will increase the (R–Y) to (B–Y) angle by about 0.25°/µA. Pulling Pin 19 down reduces the angle by the same sensitivity. The nominal Pin 19 voltage is about 6.3 V, so even though it is unregulated, the 12 V supply is best for good control. For effective adjustment, the simplest approach is to apply RGB color bar inputs and use a vectorscope. A simple bar generator giving R, G, and B outputs is shown in Figure 26.

Figure 9. Ramp/Burst Gate Generator



Residual Feedthrough Components

As shown in Figure 9(d), the composite output at Pin 9 for fully saturated color bars is about 2.6 V_{pp}, output with full chroma on the largest bars (cyan and red) being 1.7 V_{pp}. The typical device, due to imperfections in gain, matrixing, and modulator balance, will exhibit about 20 mV_{pp} residual color subcarrier in both white and black. Both residuals can be reduced to less than 10 mV_{pp} for the more exacting applications.

The subcarrier feedthrough in black is due primarily to imbalance in the modulators and can be nulled by sinking or sourcing small currents into clamp Pins 11 and 12 as shown in Figure 12. The nominal voltage on these pins is about 4.0 Vdc, so the 8.2 V regulator is capable of supplying a pull up source. Pulling Pin 11 down is in the 0° direction, pulling it up is towards 180°. Pulling Pin 12 down is in the 90° direction, pulling it up is towards 270°. Any direction of correction may be required from part to part.

White carrier imbalance at the output can only be corrected by juggling the relative levels of R, G, and B inputs for perfect balance. Standard devices are tested to be within 5% of balance at full saturation. Black balance should be adjusted first, because it affects all levels of gray scale equally. There is also usually some residual baseband video at the chroma output (Pin 13), which is most easily observed by disabling the color oscillator. Typical devices show 0.4 V_{pp} of residual luminance for saturated color bar inputs. This is not a major problem since Pin 13 is always coupled to Pin 10 through a bandpass or a high pass filter, but it serves as a warning to pay proper attention to the coupling network.

Figure 10. Adjusting Modulator Angle



Figure 11. Nulling Residual Color in Black



Figure 12. Delay of Chroma Information



The Chroma Coupling Circuits

With the exception of S–VHS equipped monitors and receivers, it is generally true that most monitors and receivers have color IF 6.0 dB bandwidths limited to approximately ±0.5 MHz. It is therefore recommended that the encoder circuit should also limit the chroma bandwidth to approximately ±0.5 MHz through insertion of a bandpass circuit between Pin 13 and Pin 10. However, if S–VHS operation is desired, a coupling circuit which outputs the composite chroma directly for connection to a S–VHS terminal is given in the S–VHS application (see Figure 19).

For proper color level in the video output, a ±0.5 MHz bandwidth and a midband insertion loss of 3.0 dB is desired. The bandpass circuit shown in Figure 7, using the TOKO fixed tuned transformer, couples Pin 10 to Pin 13 and gives this result. However, this circuit introduces about 350 ns of delay to the chroma information (see Figure 13). This must be accounted for in the luminance path.

A 350 ns delay results in a visible displacement of the color and black and white information on the final display. The solution is to place a delay line in the luminance path from Pins 6 to 8, to realign the two components. A normal TV receiver delay line can be used. These delay lines are usually of 1.0 kΩ to 1.5 kΩ characteristic impedance, and the resistors at Pins 6 and 8 should be selected accordingly. A very compact, lumped constant delay line is available from TDK (see Figure 25 for specifications). Some types of delay lines have very low impedances (approx. 100 Ω) and should not be used, due to drive and power dissipation requirements.

In the event of very low resolution RGB, the transformer and the delay line may be omitted from the circuit. Very low resolution for the MC1377 can be considered RGB information of less than 1.5 MHz. However, in this situation, a bandwidth reduction scheme is still recommended due to the response of most receivers.

Figure 14(a) shows the output of the MC1377 with low resolution RGB inputs. If no bandwidth reduction is employed then a monitor or receiver with frequency response shown in Figure 14(b), which is fairly typical of non–comb filtered monitors and receivers, will detect an incorrect luma sideband at X′. This will result in cross–talk in the form of chroma information in the luma channel. To avoid this situation, a simpler bandpass circuit as shown in Figure 15(a), can be used.

Figure 13. MC1377 Output with Low Resolution RGB Inputs



(a) Encoder Output with Low Resolution Inputs and No Bandpass Transformer



(b) Standard Receiver Response

A final option is shown in Figure 15(b). This circuit provides very little bandwidth reduction, but enough to remove the chroma to luma feedthrough, with essentially no delay. There is, however, about a 9 dB insertion loss from this network.

It will be left to the designer to decide which, if any, compromises are acceptable. Color bars viewed on a good monitor can be used to judge acceptability of step luminance/chrominance alignment and step edge transients, but signals containing the finest detail to be encountered in the system must also be examined before settling on a compromise.

The Output Stage

The output amplifier normally produces about 2.0 V_{pp} and is intended to be loaded with 150 Ω as shown in Figure 16. This provides about 1.0 V_{pp} into 75 Ω, an industry standard level (RS–343). In some cases, the input to the monitor may be through a large coupling capacitor. If so, it is necessary to connect a 150 Ω resistor from Pin 9 to ground to provide a low impedance path to discharge the capacitor. The nominal average voltage at Pin 9 is over 4.0 V. The 150 Ω dc load causes the current supply to rise another 30 mA (to approximately 60 mA total into Pin 14). Under this (normal) condition the total device dissipation is about 600 mW. The calculated worst case die temperature rise is 60°C, but the typical device in a test socket is only slightly warm to the touch at room temperature. The solid copper 20–pin lead frame in a printed circuit board will be even more effectively cooled.

Figure 14. Optional Chroma Coupling Circuits



Power Supplies

The MC1377 is designed to operate from an unregulated 10 V to 14 Vdc power supply. Device current into Pin 14 with open output is typically 35 mA. To provide a stable reference for the ramp generator and the video output, a high quality 8.2 V regulator can supply up to 10 mA for external uses, with an effective source impedance of less than 1.0 Ω. This regulator is convenient for a tracking dc reference for dc coupling the output to an RF modulator. Typical turn–on drift for the regulator is approximately –30 mV over 1 to 2 minutes in otherwise stable ambient conditions.

Figure 15. Output Termination



SUMMARY

The preceding information was intended to detail the application and basis of circuit choices for the MC1377. A complete MC1377 application with the MC1374 VHF modulator is illustrated in Figure 17. The internal schematic diagram of the MC1377 is provided in Figure 8.

Figure 16. Application with VHF Modulator



APPLICATIONS INFORMATION

S–VHS

In full RGB systems (Figure 18), three information channels are provided from the signal source to the display to permit unimpaired image resolution. The detail reproduction of the system is limited only by the signal bandwidth and the capability of the color display device. Also, higher than normal sweep rates may be employed to add more lines within a vertical period and three separate projection picture tubes can be used to eliminate the “shadow mask” limitations of a conventional color CRT.

Figure 21 shows the “baseband” components of a studio NTSC signal. As in the previous example, energy is concentrated at multiples of the horizontal sweep frequency. The system is further refined by precisely locating the color subcarrier midway between luminance spectral components. This places all color spectra between luminance spectra and can be accomplished in the MC1377 only if “full interlaced” external color reference and sync are applied. The individual components of luminance and color can then be separated by the use of a comb filter in the monitor or receiver. This technique has not been widely used in consumer products, due to cost, but it is rapidly becoming less expensive and more common. Another technique which is gaining popularity is S–VHS (Super VHS).

In S–VHS, the chroma and luma information are contained on separate channels. This allows the bandwidth of both the chroma and luma channels to be as wide as the monitors ability to reproduce the extra high frequency information. An output coupling circuit for the composite chroma using the TOKO transformer is shown in Figure 19. It is composed of the bandpass transformer and an output buffer and has the frequency performance shown in Figure 20. The composite output (Pin 9) then produces the luma information as well as composite sync and blanking.

Figure 17. Spectra of a Full RGB System



Figure 18. S–VHS Output Buffer



*Refers to different component values used for NTSC/PAL (3.58 MHz/4.43 MHz).
**Toko 166NNF–1026AG

Figure 19. Frequency Response of Chroma Coupling Circuit





I/Q System versus (R–Y)/(B–Y) System

The NTSC standard calls for unequal bandwidths for I and Q (Figure 21). The MC1377 has no means of processing the unequal bandwidths because the I and Q axes are not used (Figure 22) and because the outputs of the (R–Y) and the (B–Y) modulators are added before being output at Pin 13. Therefore, any bandwidth reduction intended for the chroma information must be performed on the composite chroma information. This is generally not a problem, however, since most monitors compromise the standard quite a bit.

Figure 23 shows the typical response of most monitors and receivers. This figure shows that some crosstalk between luma and chroma information is always present. The acceptability of the situation is enhanced by the limited ability of the CRT to display information above 2.5 MHz. If the signal from the MC1377 is to be used primarily to drive conventional non–comb filtered monitors or receivers, it would be best to reduce the bandwidth at the MC1377 to that of Figure 23 to lessen crosstalk.

Figure 20. NTSC Standard Spectral Content



Figure 21. Color Vector Relationship (Showing Standard Colors)



Figure 22. Frequency Response of Typical Monitor/TV



Figure 23. A Prototype Chroma Bandpass Transformer
Toko Sample Number 166NNF–10264AG



(Drawing Provided By:
Toko America, Skokie, IL)

Connection Diagram
Bottom View

Unloaded Q (Pins 1–3): 15 @ 2.5 MHz
Inductance: 30 μH ± 10% @ 2.5 MHz
Turns: 60 (each winding)
Wire: #38 AWG (0.1 m/m)

Figure 24. A Prototype Delay Line
TDK Sample Number DL122301D–1533



*Marking: Part Number, Manufacturer's Identification, Date Code and Lead Number.
Skokie, IL (TDK Corporation of America)

Item	Specifications
Time Delay	400 ns ± 10%
Impedance	1200 Ω ± 10%
Resistance	Less Than 15 Ω
Transient Response with 20 ns Rise Time Input Pulse	Preshoot: 10% Max
	Overshoot: 10% Max
	Rise Time: 120 ns Max
Attenuation	3 dB Max at 6.0 MHz

Figure 25. RGB Pulse Generator



RGB Pulse Generator Timing Diagram for NTSC



Figure 26. Printed Circuit Boards for the MC1377

(CIRCUIT SIDE)



(COMPONENT SIZE)

Figure 27. Color TV Encoder – Modulator



OUTLINE DIMENSIONS

P SUFFIX
PLASTIC PACKAGE
CASE 738–03
ISSUE E



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	1.010	1.070	25.66	27.17
B	0.240	0.260	6.10	6.60
C	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

DW SUFFIX
PLASTIC PACKAGE
CASE 751D–04
(SO–20L)
ISSUE E



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	12.65	12.95	0.499	0.510
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

How to reach us:
USA / EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609
INTERNET: http://Design–NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki,
6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298