Power Distribution System Design Methodology
and Capacitor Selection for Modern CMOS Technology

Larry Smith, Raymond Anderson, Doug Forehand, Tom Pelc, Tanmoy Roy
Sun Microsystems, Inc. MS MPK15-103
901 San Antonio Rd, Palo Alto, CA 94303-4900
larry.smith@sun.com, Fax: (650) 786 6457

Abstract

Power Systems for modern CMOS technology are becoming harder to design. One design methodology is to identify a target impedance to be met across a broad frequency range and specify components to meet that impedance. The impedance vs. frequency profiles of the power distribution system components including the voltage regulator module, bulk decoupling capacitors and high frequency ceramic capacitors are defined and reduced to spice models. A sufficient number of capacitors are placed in parallel to meet the target impedance. Ceramic capacitor ESR and ESL are extremely important parameters in determining how many capacitors are required. Spice models are then analyzed in the time domain to find the response to load transients.

Introduction

Design of the Power Distribution System (PDS) is becoming an increasingly difficult challenge for modern CMOS technology. As CMOS technology is scaled to give smaller and faster transistors, the power supply voltage must decrease. As clock rates rise and more function is integrated into micro processors (µP’s) and application specific integrated circuits (ASIC’s), the power consumed must increase. These trends are summarized for the 1990’s in table 1. Given the voltage and power consumed, the current is calculated from Ohm’s law. Assuming that only a small percentage of the power supply voltage (i.e. 5%) is allowed as ripple voltage (noise), a target impedance for the PDS is calculated. The target impedance is falling at an alarming rate, 5X per computer generation1.

\[ Z_{\text{target}} = \frac{(\text{Power Supply Voltage} \times \text{allowed ripple})}{\text{current}} = \frac{(5V \times 5\%)}{1 \text{ amp}} = 0.250 \text{ Ohms} \]

<table>
<thead>
<tr>
<th>Year</th>
<th>Voltage (volts)</th>
<th>Power (watts)</th>
<th>Current (amps)</th>
<th>( Z_{\text{target}} ) (mohms)</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1990</td>
<td>5.0</td>
<td>5</td>
<td>1</td>
<td>250</td>
<td>16</td>
</tr>
<tr>
<td>1993</td>
<td>3.3</td>
<td>10</td>
<td>3</td>
<td>54</td>
<td>66</td>
</tr>
<tr>
<td>1996</td>
<td>2.5</td>
<td>30</td>
<td>12</td>
<td>10</td>
<td>200</td>
</tr>
<tr>
<td>1999</td>
<td>1.8</td>
<td>90</td>
<td>50</td>
<td>1.8</td>
<td>600</td>
</tr>
<tr>
<td>2002</td>
<td>1.2</td>
<td>180</td>
<td>150</td>
<td>0.4</td>
<td>1200</td>
</tr>
</tbody>
</table>

Table 1: target impedance is dropping by a factor of 5 every computer generation.
The target impedance must be met not only at DC, but at all frequencies where current transients exist. The target impedance must be met in the kHz range because the µP may be processing code for 0.5 mSec, then require some information from a hard drive and have little activity for 0.5 mSec and repeat the process over and over again. It must be met in the MHz range because the µP may require something from DRAM memory, work for a while, and then require something else. And, it must be met near the clock frequency because the µP demands and ceases to demand current on that time scale. The PDS must be designed to handle all possible current transients. This essentially means that the PDS must be no more than about twice the target impedance over a broad frequency range (current transients are commonly about half of the maximum current).

Figure 1 shows the target impedance vs. frequency for a modern CMOS computer system. Several major components are used to meet this target impedance over the frequency range. The voltage regulator module (VRM) is effective up to about 1 kHz. Bulk capacitors supply current and maintain a low PDS impedance from 1 kHz to 1 MHz. High frequency ceramic capacitors maintain the PDS impedance from 1 MHz to several hundred MHz. The interplane capacitance and the impedance of the printed circuit board power planes are important above 100 MHz. This paper will discuss design considerations for the VRM, bulk capacitors and high frequency ceramic capacitors. If Moore’s Law and CMOS scaling is to continue, the PDS design will be an increasingly difficult design problem.

![Figure 1: A flat power supply impedance vs. frequency is met by using VRM, bulk capacitor, high frequency ceramic capacitor and power plane components.](image)

**Voltage Regulator Module**

The Voltage Regulator Module (VRM) converts one DC voltage to another, for example 5V to 1.8 V. It has a reference voltage and a feedback loop. It senses the voltage near the load and adjusts the output current to regulate the voltage at the load. The bandwidth of the regulation loop is usually between 1 kHz and several hundred kHz. At frequencies above the loop bandwidth, the VRM becomes high impedance.
Figure 2a is a simplified block diagram for a buck switching regulator, commonly found in VRMs. At the left of the diagram is an input voltage, assumed to be relatively constant. The function of inductor L1 is to store up energy when switch S1 is closed, and deliver current to the load. If L1 has more current than the load is demanding, S1 opens and S2 closes. Current continues to flow to the load, but in an ever diminishing amount until S2 opens and S1 closes again. There is an amplifier A with frequency compensation that senses the load voltage with respect to a reference voltage. When the load voltage is too low, it causes the switches and inductor to ramp up the current. When the load voltage is too high, it causes the switches and inductor to ramp down the current. The inductor current is integrated in C1, which smooths out the voltage. C1 has an equivalent series resistance (ESR).

The buck regulator is nonlinear because switches open and closed as a function of time. In the architecture design phase for the PDS, it is highly desirable to have a linear model for the VRM. Figure 2b shows such a model consisting of an ideal voltage source and four passive elements. Spice analysis of this model runs very fast in both the frequency and time domains. It is sufficiently accurate to estimate the amount of bulk capacitance necessary for the PDS. Many of the components are common to both the nonlinear and linear model. R0 is the value of the resistor between the VRM sense point and the actual load and is usually only a few mOhms. A VRM is not capable of regulating the voltage at the actual load. One square of copper for a pair of power planes is about 1 mOhm. L_out represents the output inductance of the VRM. It may be the inductance of cables that connect the VRM to a system board or it may be the inductance of pins that connect a VRM to a μP module (about 200 nH and 4 nH respectively). The maximum effective frequency for the VRM is determined by L_out. R_flat represents the ESR of the capacitor associated with the VRM. Generally, the capacitor will determine the output impedance of the VRM at frequencies beyond the response time of the loop. The ideal voltage source has the value of the power supply voltage.
L_slew is the only element in the linear model that is not traceable back to an element in the nonlinear VRM model. The value of L_slew is chosen so that current will be ramped up in the linear model in about the same time that it is ramped up in a real VRM. It is calculated from the equation: \( V = L \frac{di}{dt} \). \( V \) is the amount of voltage droop or spike that can be accepted on the PDS (i.e. 5% of 1.8V). The maximum transient current is used for di. The total amount of time for the VRM to ramp this transient current either up or down is used for dt. A sample calculation for L_slew for a VRM that can ramp down 20 amps in 15 uSec is:

\[
L_{\text{slew}} = V \frac{dt}{di} = (1.8V \times 0.05) \frac{15\text{uSec}}{20\text{A}} = 67.5\text{nH}
\]

<table>
<thead>
<tr>
<th>parameter</th>
<th>value</th>
<th>units</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>1</td>
<td>mOhm</td>
</tr>
<tr>
<td>L_out</td>
<td>4</td>
<td>nH</td>
</tr>
<tr>
<td>R_flat</td>
<td>30</td>
<td>mOhms</td>
</tr>
<tr>
<td>L_Slew</td>
<td>67.5</td>
<td>nH</td>
</tr>
</tbody>
</table>

Table 2: Typical parameter values for a VRM.

Table 1 gives typical parameter values for a VRM. In this case, the VRM is a small PCB attached to a processor module by a pair of large copper pins. Fig 3a shows the output Impedance vs. frequency of the VRM using these parameters. One amp is forced into the output terminals of the VRM. The voltage is measured and interpreted as ohms. The values of R0 and R_flat are readily seen on the diagram. Fig 3b shows the time domain response of this VRM to 20 amp transients occurring at 10 kHz with a 1 uSec rise time. The nominal power supply voltage was 2 Volts. The voltage measured at the load is slightly below that because of the R0 resistance. Current transients are drawn from the PDS by using a time dependant resistor. The current waveform is shown in figure 3c. The PDS exceeds the +-5% specification limit for several \( \mu \)Sec. This may be more than 1000 clock cycles for a modern \( \mu \)P.
Bulk Capacitance

Bulk decoupling capacitors are necessary to maintain the PDS impedance at frequencies above those maintained by the VRM and below the frequencies where ceramic capacitors are effective. There must be sufficient capacitance in the PDS to supply the current and support voltage until the VRM can respond. That amount of capacitance is calculated from the equation \( I = C \frac{dv}{dt} \). Suppose there is a 20 amp current transient, the VRM responds in 15 \( \mu \text{Sec} \), and the PDS must remain within 5% of a 1.8V power supply. The amount of bulk capacitance required is estimated by hand calculations:
\[
C = \frac{1}{\frac{dt}{dv}} = 20A \times \frac{15 \text{ uSec}}{1.8 \text{ V} \times 0.05} = 3333 \text{ uF}
\]

This may overestimate the required bulk capacitance by a factor of 2 because the VRM is ramping up current and the average current may be half of the final value during the VRM response time. But, more capacitors may be necessary if the ESR of the bulk capacitors in parallel is higher than the target impedance. The idea is to keep the PDS below some target impedance through the transition from VRM frequencies to bulk capacitor frequencies. The performance of a VRM is somewhat determined by the loading effects of the bulk capacitance. After estimating bulk capacitance by this method, a cycle-by-cycle simulation is necessary with a detailed VRM model fine tune the combined performance of the VRM with the capacitance.

Figure 4: impedance of bulk capacitors vs. frequency.

Bulk capacitors are modeled using series resistance, inductance and capacitance (RLC) elements. Capacitance gives a slope of -20 dB per decade on a log/log impedance vs. frequency (Bode) plot. Resistance gives a flat response with frequency, and inductance gives a +20 dB per decade slope. Spice impedance vs. frequency results for several bulk decoupling capacitors are shown in figure 4. The capacitive, resistive and inductive portions of these curves are readily identified. Capacitors in parallel behave the same as resistors in parallel. The impedance is cut by \( \frac{1}{2} \) by the second capacitor, \( \frac{1}{3} \) by the next capacitor, \( \frac{1}{4} \) by the next, etc. Spice simulation is used to determine the impedance of several parallel capacitors and determine the frequency range that is below the target impedance. The transition from VRM to bulk frequencies is observed when bulk capacitors are in the same analysis as a VRM. A properly designed PDS has an impedance that does not exceed the target impedance in the transition from VRM to bulk frequencies.
Figure 5a shows the output impedance vs. frequency when a VRM is placed in parallel with 5 x 2700 µF electrolytic bulk capacitors. The bulk capacitors provide low impedance from VRM frequencies up to almost 1 MHz. Figure 5b shows a spice transient analysis on the same components. The PDS is loaded with 20 amps of current at 100 kHz with a rise time of 200 nSec as shown in figure 5c.

**High Frequency Ceramic Capacitance**

High frequency ceramic capacitors are an increasingly important part of the PDS. Calculations for the number of capacitors necessary to maintain a target impedance are made in the frequency domain. Ceramic capacitors come in several dielectric types (NPO, X7R, X5R and Y5V) and several sizes (1206, 805, 603). NPO capacitors have the lowest ESR and best temperature and voltage properties, but are only available up to a few nF. X7R capacitors have reasonable voltage and temperature coefficients and are available from several nF to several uF. X5R is similar to X7R, but with reduced reliability and are being extended to 100 uF. Y5V dielectric is used to achieve high capacitance values, but has very poor
voltage and temperature characteristics. Interesting thin film capacitor solutions are also becoming available.

Series RLC
A reasonable model for a ceramic capacitor is a resistance, inductance and capacitance (RLC) series circuit. Figure 6a shows impedance vs. frequency for capacitors 1 and 2, which are described in table 3:

<table>
<thead>
<tr>
<th>cap 1</th>
<th>cap 2</th>
<th>cap 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 nF</td>
<td>1 nF</td>
<td>1 nF</td>
</tr>
<tr>
<td>100 mOhm</td>
<td>100 mOhm</td>
<td>100 mOhm</td>
</tr>
<tr>
<td>5 nH</td>
<td>5 nH</td>
<td>0.5 nH</td>
</tr>
</tbody>
</table>

Table 3: Capacitor values analyzed in figure 6.

The impedance profile for each capacitor comes down on two different capacitive lines. It bottoms out at the equivalent series resistance (ESR), then goes up on the line associated with the inductance. Capacitor 2 is said to have a higher Q because it is more peaked at the resonant frequency. Notice that the impedance at resonance of cap 2 is less than might have been expected if the $1/j\omega_c$ capacitive line had continued. That is because the capacitive portion of the capacitor is in resonance with the inductive portion. Resonance occurs at the frequency:

$$f_0 = \frac{1}{2\pi \sqrt{LC}}$$

Figure 6b shows impedance vs. frequency for capacitor 2 and Capacitor 3 which has less inductance. Once again, the ESR determines the depth of the curves. But notice that the impedance minimum for the less inductive capacitor is at much higher frequency. In fact the impedance is reduced at all higher frequencies because of the low inductance. The effectiveness of high frequency decoupling capacitors is greatly increased when the inductance is minimized.
Figure 6: Simulation of RLC capacitor models with a) different capacitance values and b) different inductance values.

**ESR**

An HP4291 is used to measure capacitor ESR by soldering it to an SMA connector and attaching it to a test head through an APC-7 connector. Measurements using a traditional surface mount test head may underestimate the actual ESR. ESR and contact resistance are hard to separate and a portion of the ESR may be lost during the compensation process. Figure 7 summarizes the ESR measured on capacitors from several different vendors. ESR is a strong function of dielectric type. Below 1 nF, it would take many X7R capacitors in parallel to achieve the impedance of a single NPO capacitor.

![ESR for capacitors](image)

Figure 7: ESR vs capacitor value for NPO and X7R capacitors, 805 and 603 size.
**Inductance**

Inductance is the amount of energy stored as magnetic flux (B field) in the environment as a result of current. A well known way to make an inductor is by a coil of wire or a loop, where flux is concentrated in the center. A good way to make the loop less inductive is to minimize the loop area. This holds true for decoupling capacitors. Figure 8 shows how current travels in a loop when it leaves a power plane, travels through a via, pad structure, discrete decoupling capacitor, via, and returns to a ground plane. The inductance of the current loop is minimized by bringing the vias close together and reducing the height of the vias and capacitor.

![B Fields](image)

Figure 8: The inductance of a capacitor is mostly in the pad and via structure. Inductance is minimized by minimizing the area of the current loop.

Figure 9 shows progress in decoupling capacitor pad design. In the early 1990’s, decoupling capacitor inductance was dominated by pad layout. A small trace between the pads and vias adds an enormous amount of inductance. Vias should be brought as close together as possible to minimize inductance. The limiting factors are manufacturing issues at PCB fabrication and component assembly.

![Pad Inductance](image)

Figure 9: Decoupling capacitor pad design progression. Pad layout is a major contributor to capacitor inductance.
With optimum pad design, the dominant inductance is associated with the via and capacitor height. The vertical distance traversed by the current increases the size of the loop and therefore the inductance. The effect of capacitor height is shown in figure 10. By optimizing the pad design and minimizing the distance from the top of the capacitor to the power/Gnd plane pair, the inductance associated with decoupling capacitors is minimized.

### Capacitor height

![Diagram of capacitor height](attachment:image1)

<table>
<thead>
<tr>
<th>Thickness (mils)</th>
<th>Inductance (pH)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>300</td>
</tr>
<tr>
<td>30</td>
<td>450</td>
</tr>
<tr>
<td>40</td>
<td>600</td>
</tr>
<tr>
<td>50</td>
<td>700</td>
</tr>
</tbody>
</table>

Figure 10: Height adds inductance to the capacitor.

**Parallel Capacitors**

To achieve low PDS impedance, many capacitors are placed in parallel. Figure 11 shows the effect of placing several identical capacitors in parallel. The impedance is reduced by a factor of 2 every time the number of capacitors is doubled. There is a diminishing return with each additional capacitor. It is desirable to start with low ESR capacitors in order to minimize the number of capacitors required to meet a target impedance.

![Graph of impedance vs frequency](attachment:image2)

Figure 11: Identical capacitors in parallel. The impedance is reduced by a factor of two every time the quantity is doubled.
Capacitors of different values in parallel produce an unwanted “anti-resonance”. A peaking between the two minimums of two capacitor values is shown in figure 12. The peak is higher than the impedance of either capacitor by itself. The peak is associated with the circuit that is formed after one capacitor has gone inductive and the other capacitor is still capacitive, the classic parallel LC tank circuit. The most effective way to reduce the height of the anti-resonance is to minimize inductance. Figure 12b shows the same set of capacitors mounted on low inductance pads. Notice that the peak is much lower compared to a target impedance. Large anti-resonant peaks develop when low ESR capacitors are placed on inductive pads. High inductance and low resistance make a high Q circuit, \( Q = L/R \). NPO capacitors have low ESR and should always be used on low inductance pads.

The anti-resonance also becomes high if large gaps exist in capacitance value. Figure 12c shows the same quantity of capacitors as 12a and 12b, but they have been distributed over 3 values instead of 2. The PDS impedance is below target over a broad frequency range. Anti-resonances are effectively managed by using low inductance pad structures and many values of capacitors.
Figure 12: Anti-resonance of parallel capacitors with a) inductive pads, b) low inductance pads, and c) with a third value of capacitor but the same quantity. Note that multiple values of capacitors on low inductance pads keeps the PDS below the target impedance for a broader frequency.
Ceramic Capacitor Methodology

Figure 13 shows the impedance vs. frequency for several X7R and NPO ceramic decoupling capacitors. Notice that as the capacitance value decreases and the resonant frequency goes up, the impedance minimum does not dip down as low. ESR is lower for high valued capacitors. A methodology has been developed for meeting aggressively low target impedances at high frequency. Capacitors are placed in parallel until their parallel impedance meets the target impedance. Advantage is taken of resonance where ESR is lower than the impedance that can be reached by either the capacitive or inductive curve for that capacitor. This is key in minimizing the number of capacitors necessary to keep a PDS below a target impedance. At high frequencies it becomes difficult to put enough capacitors in parallel to reach a target impedance. Capacitor effectiveness is optimized by using low inductance pads to increase the resonant frequency of a given capacitor.

Figure 14 shows the characteristics of a PDS including the VRM, 7 bulk capacitors, and 115 ceramic capacitors. The capacitors were chosen to keep the PDS below the target impedance until nearly 200 MHz as shown on the frequency plot. The PDS has been stimulated with 20 Amp, 50 MHz current transients that have a rise time of 2 nSec. The time domain response of the PDS shows that the voltage stays almost within 5% of the nominal Vdd, in spite of the very harsh transients. There is some energy above 200 MHz that is causing spikes to drop below the limit. Those spikes are dealt with most easily with power plane capacitance.
Conclusions

Modern CMOS technology requires a low impedance power distribution system across a broad frequency range. The major components in this system include the voltage regulator module, bulk capacitors and high frequency ceramic capacitors. The impedance vs frequency of each of these components have been discussed and modeled in spice. A methodology for choosing the values and quantities of these components has been defined. The methodology involves placing a sufficient quantity of components in parallel to meet the target impedance in the frequency domain. Examples of frequency domain and time domain analysis has been given. If the target impedance is met in the frequency domain, noise in the time domain stays below a specified amount. Power distribution systems are efficiently designed using this methodology.


